The invention provides a method of transferring data from a data array within a main memory of a computer to an accelerator for processing, the embodiment of the method comprising: at the accelerator, requesting data from the main memory and generating a data stream between the main memory and the accelerator, the generated data stream …

Legal parties

Inventors (applicants): Robert Gwilym Dimond
Assignees (initial): Maxeler Technologies, Ltd. (London, GB)
Agents: Conley Rose, P.C. (attorney)

The application was examined by Elias Mamo (USPTO dept. 2184)


  • 1. A method of processing data using an accelerator arranged to receive data from a main …
  • 2. The method according to claim 1 , in which the stored list is stored …
  • 3. The method according to claim 1 , in which stored list is provided as cache …

Cited documents


  • Pope et al. US 7496699 B2 / 710/52, Feb. 1, 2009
  • Hayden US 7533195 B2 / 710/22, May. 1, 2009
  • King US 7631115 B2 / 710/22, Dec. 1, 2009
  • Futral et al. US 2005/0033874 A1 / 710/22, Feb. 1, 2005
  • Wakazu US 6006287 A / 710/22, Dec. 1, 1999
  • Carmichael US 5894560 A, Apr. 1, 1999
  • Nishikawa US 5928339 A / 710/26, Jul. 1, 1999
  • Coke et al. US 5708849 A / 710/22, Jan. 1, 1998
  • Ghaffari US 6105075 A / 710/5, Aug. 1, 2000
  • Siddabathuni et al. US 2011/0078342 A1 / 710/22, Mar. 1, 2011


Brief Description of the Drawings

Embodiments of the invention will now be described by way of example with reference to the accompanying drawings, in which: FIG. 1 shows a schematic representation of a computer system; …


Field of Invention

The invention relates to a method of transferring data from a main memory of a computer to an accelerator for processing, a method of processing data using an accelerator, a method …

Other Patent Relations

This application is a continuation of, and claims the benefit of, co-pending application Ser. No. 12/636,906, filed Dec. 14, 2009, titled “A Method of Transferring Data, A Method of Processing …

Detailed Description

FIG. 5 shows schematically part of an accelerator and in particular the compute process thereof. The accelerator 24, like the accelerator shown in and described above with reference to FIG. …

More details about Method of Transferring Data, a Method of Processing Data, an Accelerator, a Computer System and a Computer Program

Miscellaneous patent data

Similar classification categories are detection of 2D relative movements between the device, or an operating part thereof, and a plane or surface, e.g. 2D mice, trackballs, pens or pucks, Recording or statistical evaluation of computer activity, e.g. of down time, of input/output operation, Centralized arbitrating, Variable or multiple bus width, Fullness indication, Contents validation, Generation of test inputs, e.g. test vectors, patterns or sequences, hybridisation or gene expression, e.g. microarrays, sequencing by hybridisation, normalisation, profiling, noise correction models, expression ratio estimation, probe design or probe optimisation, Handling vector, detection of limited linear or angular displacement of an operating part of the device from a neutral position, e.g. isotonic or isometric joysticks, invented by Robert Gwilym Dimond, the patent particularly claims a method of processing data using an accelerator arranged to receive data…, the published applicant's name is Robert Gwilym Dimond, the application number is 13/333,181 (U.S.), the drawings include the following: schematic representation of a computer, schematically part of an accelerator, schematically the duration of a compute, Method of Transferring Data, a Method, the grant number is 08626964, the assignee is categorized as a foreign company or corporation, the invention is named Method of Transferring Data, a Method of Processing Data, an Accelerator, a Computer System and a Computer Program, the published inventor's name is Dimond Robert Gwilym, the grant publication date is Jan. 7, 2014, the invention description is illustrated by 5 drawings, the application publication date is Dec. 21, 2011, an application examiner - Elias Mamo (2184 USPTO department), the claim number 1 is selected as exemplary, the assignee location is London (GB); its organization is Maxeler Technologies, Ltd., the known agent's company name - Conley Rose, P.C., categorized under Direct Memory Accessing (DMA) as a primary classification, the invention details are shown in 11 figures, the term of the patent grant was extended by 115 days, the protection scope is defined by 5 claims.

Invention classification information

The invention is classified under Direct Memory Accessing (DMA), using burst mode transfer, e.g. direct memory access, cycle steal, Coprocessor.

Patent details
Publication number 08626964
Publication date Jan. 7, 2014
Kind code B2
Application number 13/333,181
Application date Dec. 21, 2011
Application type U
Application series code 13
Extension term 115
National classification 710/22
Total number of claims 5
Exemplary claims 1
Number of drawings 5
Number of figures 11
More similar inventions

Specific Identification Information Management Device, Information Processing Device, and Specific Identification Information Setting Method (US08775695, July 8, 2014 / 13/137,860, Sept. 19, 2011, Input / Output access regulation), Manabu Kanaya et al. / Fujitsu Limited (Kawsaki, JP)

Accelerating Memory Operations Blocked by Ordering Requirements and Data Not Yet Received (US08706925, April 22, 2014 / 13/221,461, Aug. 30, 2011, Access prioritization), Sukalpa Biswas et al. / Apple Inc. (Cupertino, US)

Cabling Between Rack Drawers Using Proximity Connectors and Wiring Filter Masks (US08589609, Nov. 19, 2013 / 12/908,382, Oct. 20, 2010, System configuring), John Charles Hilburn / International Business Machines Corporation (Armonk, US)

Also viewed with this patent

System Data Transfer Optimization of Extended Computer Systems (US08621130, Dec. 31, 2013 / 12/587,782, Oct. 13, 2009, Peripheral bus coupling), David A. Daniel

Methods and Systems for Reduced Signal Path Count for Interconnect Signals Within a Storage System Expander (US08626974, Jan. 7, 2014 / 13/354,018, Jan. 19, 2012, Bus bridge), Ramprasad Raghavan et al. / LSI Corporation (Milpitas, US)

Computer System Including CPU or Peripheral Bridge to Communicate Serial Bits of Peripheral Component Interconnect Bus Transaction and Low Voltage Differential Signal Channel to Convey the Serial Bits (US08626977, Jan. 7, 2014 / 13/560,924, July 27, 2012, Peripheral bus coupling), William W. Y. Chu / Acqis LLC (McKinney, US)

New documents
  • Process for the Production of the Actinobacillus Pleuropneumoniae Toxins APXI or APXIII in a Liquid Culture Medium Under Supply of Air Enriched in Carbon Dioxide
  • Method for Manufacturing Nonvolatile Memory Device
  • Supply Chain Demand Satisfaction
  • Supply-Line Management Device
  • Storage Control Device and Method for Managing Snapshot