Featured patents

System and Method for Execution of User-Defined Instrument Command Sequences Using Multiple Hardware and Analysis Modules
US 08839055 B2, Sept. 16, 2014, Transmission facility testing, Roman Schilter et al. / Litepoint Corporation (Sunnyvale, US)
An apparatus including a test sequence processor for coordinating issuances…

Rate Matching and De-Rate Matching on Digital Signal Processors
US 08839081 B2, Sept. 16, 2014, Puncturing, Julien Nicolas et al. / Intel Corporation (Santa Clara, US)
A system for rate matching and de-rate matching, the system comprising: a memory…

Secure Error Detection and Synchronous Data Tagging for High-Speed Data Transfer
US 08839083 B2, Sept. 16, 2014, Error / fault detection technique, Moon J. Kim et al. / Taejin Info Tech Co., Ltd. (Seoul, KR)
A system for secure error detection and synchronous data tagging for high-speed…

Common Trouble Case Data Generating Method and Non-Transitory Computer-Readable Medium Storing Common Trouble Case Data Generating Program
US 08700954 B2, April 15, 2014, Artificial intelligence, Yasuhide Matsumoto et al. / Fujitsu Limited (Kawasaki, JP)
A method of generating common trouble case data for managing a plurality…

Information Processing Apparatus and Control Method
US 08621281 B2, Dec. 31, 2013, Analysis, Ryuji Kan / Fujitsu Limited (Kawasaki, JP)
A processing apparatus comprising:…

Double Data Rate Signal Testing Assistant Device
US 08589743 B2, Nov. 19, 2013, Memory testing, Jie Li / Hong Fu Jin Precision Industry (ShenZhen) Co., Ltd. (Shenzhen, CN
A DDR signal testing assistant device, comprising:…

LCPC Decoding Methods and Apparatus
US 08595569 B2, Nov. 26, 2013, Data formatting to improve error detection correction capability, Hui Jin et al. / QUALCOMM Incorporated (San Diego, US)
An LDPC decoder, comprising:…

System and Method for Optimizing Read-Modify-Write Operations in a RAID 6 Volume
US 08566686 B2, Oct. 22, 2013, Parity bit, Naveen Krishnamurthy / LSI Corporation (San Jose, US)
A method of updating parity information in a data storage system comprising:…

Decoding Low-Density Parity Check (LDPC) Codewords
US 08543883 B2, Sept. 24, 2013, Forward correction by block code, Qifan Chen et al. / QUALCOMM Incorporated (San Diego, US)
A method of decoding a low-density parity-check (LDPC) codeword, the method…

System, Method and Computer Program Product for Resolving a Data Conflict
US 08489974 B2, July 16, 2013, Error detection for synchronization control, Ronald F. Fischer et al. / salesforce.com, inc. (San Francisco, US)
A computer program product, comprising a non-transitory computer usable medium…

Patentorg has 3889 documents under Error Detection / Correction and Fault Detection / Recovery Patents.

Narrow down the browsing criteria below to see more patents.

Select a subcategory
Quick navigation
New documents
  • Process for the Production of the Actinobacillus Pleuropneumoniae Toxins APXI or APXIII in a Liquid Culture Medium Under Supply of Air Enriched in Carbon Dioxide
  • Method for Manufacturing Nonvolatile Memory Device
  • Supply Chain Demand Satisfaction
  • Supply-Line Management Device
  • Storage Control Device and Method for Managing Snapshot