Featured patents

Coding Apparatus, Coding Method, Decoding Apparatus, Decoding Method, Program and Transmission System
US 08812938 B2, Aug. 19, 2014, Code based on generator polynomial, Tatsuo Shinbashi et al. / Sony Corporation (Tokyo, JP)
A coding apparatus, comprising:…

Data Replacement Policy
US 08868993 B1, Oct. 21, 2014, Substitution of previous valid data, Kevin Yu et al. / Google Inc. (Mountain View, US)
A method for replacing missing samples in a signal comprising a plurality…

Non-Disruptive Storage Device Migration in Failover Cluster Environment
US 08775861 B1, July 8, 2014, Hot swapping, Edward L. Thigpen et al. / EMC Corporation (Hopkinton, US)
A method of non-disruptively migrating contents of a source storage device…

Dynamic LDPC Code Rate Solution
US 08762798 B2, June 24, 2014, Error count or rate, Xinde Hu et al. / STEC, Inc. (Santa Ana, US)
A method for adjusting a code rate in a solid-state drive, the method comprising…

Block Management Method, Memory Controller and Memory Storage Device Thereof
US 08732552 B2, May 20, 2014, Check bits stored in separate area of memory, Chien-Hua Chu / Phison Electronics Corp. (Miaoli, TW)
A block management method for managing a plurality of physical blocks…

Error Recovery Storage Along a Memory String
US 08713401 B2, April 29, 2014, Double encoding codes, William H. Radke / Micron Technology, Inc. (Boise, US)
An apparatus comprising:…

Apparatus for Protecting Against External Attack for Processor Based on Arm Core and Method Using the Same
US 08621298 B2, Dec. 31, 2013, Boundary scan, Bong-Soo Lee et al. / Electronics and Telecommunications Research Institute (Daejeon, KR)
An apparatus for protecting against external attacks for a processor based…

Nonvolatile Semiconductor Memory System Having First and Second Error Correction Units
US 08572465 B2, Oct. 29, 2013, Adaptive error-correcting capability, Hironori Uchikawa et al. / Kabushiki Kaisha Toshiba (Tokyo, JP)
A nonvolatile semiconductor memory system, comprising:…

System and Method for Optimizing Read-Modify-Write Operations in a RAID 6 Volume
US 08566686 B2, Oct. 22, 2013, Parity bit, Naveen Krishnamurthy / LSI Corporation (San Jose, US)
A method of updating parity information in a data storage system comprising:…

Method of Generating Codeword for a Control Signal and for Transmitting a Control Signal in a Wireless Communication System Using an Extended RM Matrix
US 08516329 B2, Aug. 20, 2013, Forward correction by block code, Jin Young Chun et al. / LG Electronics Inc. (Seoul, KR)
A method of generating a codeword for a control signal in a wireless…

Patentorg has 3889 documents under Error Detection / Correction and Fault Detection / Recovery Patents.

Narrow down the browsing criteria below to see more patents.

Select a subcategory
Quick navigation
New documents
  • Process for the Production of the Actinobacillus Pleuropneumoniae Toxins APXI or APXIII in a Liquid Culture Medium Under Supply of Air Enriched in Carbon Dioxide
  • Method for Manufacturing Nonvolatile Memory Device
  • Supply Chain Demand Satisfaction
  • Supply-Line Management Device
  • Storage Control Device and Method for Managing Snapshot