Featured patents

Protection of Secret Keys
US 08806109 B2, Aug. 12, 2014, Programmable read only memory (PROM, EEPROM, etc.), Sylvie Wuidart / STMicroelectronics (Rousset) SAS (Rousset, FR
A method for protecting data stored in a first memory area of a non-volatile…

Flash-DRAM Hybrid Memory Module
US 08874831 B2, Oct. 28, 2014, Programmable read only memory (PROM, EEPROM, etc.), Jayesh Bhakta et al. / Netlist, Inc. (Irvine, US)
A memory module couplable to a memory controller of a host system, comprising:…

Apparatuses and Methods of Operating for Memory Endurance
US 08762630 B2, June 24, 2014, Programmable read only memory (PROM, EEPROM, etc.), Chandra C. Varanasi / Micron Technology, Inc. (Boise, US)
A method, comprising:…

Data Conditioning to Improve Flash Memory Reliability
US 08762629 B2, June 24, 2014, Programmable read only memory (PROM, EEPROM, etc.), Vishal Sarin et al. / Micron Technology, Inc. (Boise, US)
A method for managing data stored in a memory device, the method comprising:…

Optimizing Output Vector Data Generation Using a Formatted Matrix Data Structure
US 08762655 B2, June 24, 2014, Control technique, Gordon Clyde Fossum / International Business Machines Corporation (Armonk, US)
An information handling system comprising:…

Software Filtering in a Transactional Memory System
US 08719514 B2, May 6, 2014, Simultaneous access regulation, Gad Sheaffer et al. / Intel Corporation (Santa Clara, US)
A method to filter operations in a processing system that includes multiple…

System and Method for Autonomous NAND Refresh
US 08656086 B2, Feb. 18, 2014, Programmable read only memory (PROM, EEPROM, etc.), James Imoto et al. / Avocent Corporation (Huntsville, US)
A computer system having files stored in a computer file system, the computer…

Implementing Direct Access Caches in Coherent Multiprocessors
US 08533401 B2, Sept. 10, 2013, Coherency, Hang T. Nguyen et al. / Intel Corporation (Santa Clara, US)
A system comprising:…

Caching and Decaching Distributed Arrays Across Caches in a Parallel Processing Environment
US 08533402 B1, Sept. 10, 2013, Shared memory area, Cleve Moler / The MathWorks, Inc. (Natick, US)
A method for caching in a first computing environment one or more portions…

Cache and Associated Method With Frame Buffer Managed Dirty Data Pull and High-Priority Clean Mechanism
US 08464001 B1, June 11, 2013, Entry replacement strategy, George R. Lynch et al. / NVIDIA Corporation (Santa Clara)
A method for processing commands received by an intermediary cache unit from one…

Patentorg has 3818 documents under Electrical Computers and Digital Processing Systems: Memory Patents.

Narrow down the browsing criteria below to see more patents.

Select a subcategory
Quick navigation
New documents
  • Process for the Production of the Actinobacillus Pleuropneumoniae Toxins APXI or APXIII in a Liquid Culture Medium Under Supply of Air Enriched in Carbon Dioxide
  • Method for Manufacturing Nonvolatile Memory Device
  • Supply Chain Demand Satisfaction
  • Supply-Line Management Device
  • Storage Control Device and Method for Managing Snapshot