Featured patents

Method and Device for Transform Computation
US 08788558 B2, July 22, 2014, Butterfly circuit, Per Persson / Telefonaktiebolaget L M Ericsson (Publ) (Stockholm, SE
A method of operating a data-processing unit to produce a transform expressible…

Resolving Buffer Underflow/Overflow in a Digital System
US 08650238 B2, Feb. 11, 2014, Arithmetical operation, Song Wang et al. / QUALCOMM Incorporated (San Diego, US)
A method of resolving buffer underflow/overflow, comprising:…

Method and Device for Low Delay Processing
US 08650237 B2, Feb. 11, 2014, Adaptive, Bonar Dickson et al. / Wolfson Dynamic Hearing Pty Ltd (Richmond, AU)
A method of adaptively processing an input signal, the method comprising:…

Method and Hardware for Generating Random Numbers Using Dual Oscillator Architecture and Continuous-Time Chaos
US 08612501 B2, Dec. 17, 2013, Oscillator controlled, Salih Ergun / Scientific Technological Research Council of Turkey (Tubitak) (Kavaklidere, TR
A method for generating binary random bits (S (DOA)i ) based on a dual…

Method for Implementing a Bit-Reversed Increment in a Data Processing System
US 08572147 B2, Oct. 29, 2013, Fast Fourier Transform, William C. Moyer / Freescale Semiconductor, Inc. (Austin, US)
A method comprising:…

Multiplier Circuit Configurable for Real or Complex Operation
US 08572153 B1, Oct. 29, 2013, Multiplication, Bernard J. New / Xilinx, Inc. (San Jose, US)
A circuit, having inputs A, B, C, and, D, for multiplying a multiplicand by…

Device for DFT Calculation
US 08566380 B2, Oct. 22, 2013, Discrete Fourier Transform, Philip John Young et al. / QUALCOMM Incorporated (San Diego, US)
A device for computing a discrete Fourier transform (DFT) transform comprising…

Weight Function Generating Method, Reference Signal Generating Method, Transmission Signal Generating Apparatus, Signal Processing Apparatus and Antenna
US 08533249 B2, Sept. 10, 2013, Filtering, Yoshirou Aoki et al. / Kabushiki Kaisha Toshiba (Tokyo, JP)
An apparatus for generating a weight function, comprising:…

Combining Multiple Clusterings by Soft Correspondence
US 08499022 B1, July 30, 2013, Matrix array, Zhongfei Mark Zhang et al. / The Research Foundation of State University of New York (Binghamton, US)
A method of determining a consensus clustering and correspondence matrices…

Circuit for and Method of Providing a Floating-Point Adder
US 08463835 B1, June 11, 2013, Addition or subtraction, Richard Walke / Xilinx, Inc. (San Jose, US)
A floating-point adder circuit, comprising:…

Patentorg has 592 documents under Electrical Computers: Arithmetic Processing and Calculating Patents.

Narrow down the browsing criteria below to see more patents.

Select a subcategory
Quick navigation
New documents
  • Process for the Production of the Actinobacillus Pleuropneumoniae Toxins APXI or APXIII in a Liquid Culture Medium Under Supply of Air Enriched in Carbon Dioxide
  • Method for Manufacturing Nonvolatile Memory Device
  • Supply Chain Demand Satisfaction
  • Supply-Line Management Device
  • Storage Control Device and Method for Managing Snapshot