Featured patents

System and Method of Dynamic Precision Operations
US 08762437 B2, June 24, 2014, Format conversion, Jared D. Smith et al. / Dolby Laboratories Licensing Corporation (San Francisco, US)
A computer implemented method of performing computer operations using a first…

Parallel Pseudorandom Number Generation
US 08756264 B2, June 17, 2014, Plural parallel outputs bits, Myles A. Sussman et al. / Google Inc. (Mountain View, US)
A method of generating pseudo-random numbers, comprising:…

Combined Floating Point Adder and Subtractor
US 08645449 B1, Feb. 4, 2014, Addition or subtraction, Martin Langhammer / Altera Corporation (San Jose, US)
Combined floating-point addition and subtraction circuitry for both adding…

Identification of Integrated Circuits
US 08620982 B2, Dec. 31, 2013, Solving equation, Miodrag Potkonjak et al. / Empire Technology Development, LLC (Wilmington, US)
A method for identifying integrated circuits, the method comprising:…

Signal Processing Device and Method, and Signal Processing Program
US 08601042 B2, Dec. 3, 2013, Filtering, Hiroaki Yamajo et al. / Sony Corporation (Tokyo, JP)
A signal processing device for performing filter processing operations…

Computation Apparatus and Method, Quantization Apparatus and Method, and Program
US 08601039 B2, Dec. 3, 2013, Compression / decompression, Masato Kamata et al. / Sony Corporation (Tokyo, JP)
A computation apparatus comprising:…

Signal Processing Circuit
US 08583717 B2, Nov. 12, 2013, Recursive, Kohei Teramoto et al. / Mitsubishi Electric Corporation (Tokyo, JP)
A signal processing circuit comprising:…

Random Number Generators Having Metastable Seed Signal Generators Therein
US 08527567 B2, Sept. 3, 2013, Random number generation, Bohdan Karpinskyy et al. / Samsung Electronics Co., Ltd. KR
A random number generator, comprising:…

Mathematical Expression Entry
US 08504600 B2, Aug. 6, 2013, Using particular format, Jeff Hatch / I.Q. Joe, LLC (Rancho Palos Verdes)
A calculation device configured to allow a user to quickly and efficiently change…

Digital Signal Processing Block Architecture for Programmable Logic Device
US 08463832 B1, June 11, 2013, Multifunctional, Asher Hazanchuk et al. / Lattice Semiconductor Corporation (Hillsboro, US)
A programmable logic device (PLD) including a digital signal processing (DSP)…

Patentorg has 592 documents under Electrical Computers: Arithmetic Processing and Calculating Patents.

Narrow down the browsing criteria below to see more patents.

Select a subcategory
Quick navigation
New documents
  • Process for the Production of the Actinobacillus Pleuropneumoniae Toxins APXI or APXIII in a Liquid Culture Medium Under Supply of Air Enriched in Carbon Dioxide
  • Method for Manufacturing Nonvolatile Memory Device
  • Supply Chain Demand Satisfaction
  • Supply-Line Management Device
  • Storage Control Device and Method for Managing Snapshot