Featured patents

Acceleration of Phase and Frequency Tracking for Low-Latency Timing Recovery
US 08670512 B1, March 11, 2014, Nanyan Wang / PMC-Sierra US, Inc. (Sunnyvale, US)
A timing recovery circuit for use in a timing recovery loop, comprising:…

Adjustment of Clock Signals Regenerated From a Data Stream
US 08611486 B2, Dec. 17, 2013, Daekyeung Kim et al. / Silicon Image, Inc. (Sunnyvale, US)
A method comprising:…

Apparatus and Methods of Receiver Offset Calibration
US 08699648 B1, April 15, 2014, Sergey Shumarayev et al. / Altera Corporation (San Jose, US)
A method of offset cancellation for a receiver, the method comprising:…

Architecture to Remove a Bimodal Dynamic DC Offset in Direct Conversion Receiver
US 08537950 B2, Sept. 17, 2013, Kwangseok Han et al. / Cambridge Silicon Radio Limited (Cambridge, GB)
An apparatus for controlling the generation of a first direct current (DC)…

Asynchronous Calibration for Eye Diagram Generation
US 08559580 B2, Oct. 15, 2013, Dwight David Daugherty et al. / LSI Corporation (San Jose, US)
A method for calibrating a process for generating a data eye visualization…

Clock and Data Recovery Unit Without an External Reference Clock
US 08798223 B2, Aug. 5, 2014, Ashish K. Choudhury
A clock and data recovery device, comprising:…

Clock Data Recovery Circuit With Equalizer Clock Calibration
US 08861667 B1, Oct. 14, 2014, Jared L. Zerbe et al. / Rambus Inc. (Sunnyvale, US)
An integrated circuit device comprising:…

Clock Data Recovery System
US 08619934 B2, Dec. 31, 2013, Andrew Joy et al. / Texas Instruments Incorporated (Dallas, US)
A clock data recovery system, comprising:…

Clock Recovery Apparatus
US 08565362 B2, Oct. 22, 2013, Sang Seob Kim / Dongbu HiTek Co., Ltd. (Seoul, KR)
A clock recovery apparatus, comprising:…

Clock Switching Algorithm Based on Preferred Clock Source
US 08619936 B2, Dec. 31, 2013, Glen Rempel et al. / Telefonaktiebolaget L M Ericsson (publ) (Stockholm, SE
A method of providing timing synchronization between a first Radio Equipment…

Data Clock Recovery System and Method Employing Delayed Data Clock Phase Shifting
US 08467489 B2, June 18, 2013, Barry J. Arnold et al. / Hewlett-Packard Development Company, L.P. (Houston, US)
A data clock recovery system, comprising:…

Dejitter (Desynchronize) Technique to Smooth Gapped Clock With Jitter/Wander Attenuation Using All Digital Logic
US 08867682 B2, Oct. 21, 2014, Omeshwar Suryakant Lawange / Exar Corporation (Fremont, US)
A logic system, comprising:…

Detection of Jitter in a Communication Network
US 08537951 B2, Sept. 17, 2013, Arto Mahkonen / Telefonaktiebolaget LM Ericsson (publ) (Stockholm, SE
A method for detecting occurrence of a transmission resynchronization of data…

Device and Method for Estimating Carrier Frequency Offset of OFDM Signals Transmitted and Received Through Plurality of Polarized Antennas
US 08744031 B1, June 3, 2014, Kyung-Yeol Sohn et al. / Electronics and Telecommunications Research Institute (Daejeon-Si, KR)
A device for estimating carrier frequency offset of Orthogonal Frequency Division…

Digital Phase Frequency Detector, Digital Phase Locked Loop Including the Same and Method of Detecting Phase and Frequency of Output Signal
US 08634511 B2, Jan. 21, 2014, Jong-Phil Hong et al. / Samsung Electronics Co., Ltd. (Suwon-Si, Gyeonggi-Do, KR)
A digital phase frequency detector (PFD) comprising:…

Digital Signal Processing for PLC Communications Having Communication Frequencies
US 08737555 B2, May 27, 2014, Bryce D. Johnson et al. / Landis+Gyr Technologies, LLC (Pequot Lakes, US)
A circuit-based apparatus comprising:…

Equalizer Architecture for Data Communication
US 08761328 B2, June 24, 2014, Tommy Yu et al. / Broadcom Corporation (Irvine, US)
An apparatus, comprising:…

Fast Lock Serializer-Deserializer (SERDES) Architecture
US 08483344 B2, July 9, 2013, Stephen C. Dillinger / (Woodland Park, US)
A serializer-deserializer (SERDES) comprising:…

Fine Phase Estimation for Highly Spectrally Efficient Communications
US 08565363 B1, Oct. 22, 2013, Amir Eliaz / MagnaCom Ltd. IL
A method comprising:…

Glitch Free Oversampling Clock and Data Recovery
US 08605849 B2, Dec. 10, 2013, Yu-Chi Chen / Taiwan Semiconductor Manufacturing Company, Ltd. TW
A clock and data recovery (CDR) circuit, comprising:…

High-Speed Receiver Architecture
US 08483343 B2, July 9, 2013, Diego E. Crivelli et al. / ClariPhy Communications, Inc. (Irvine, US)
A timing recovery circuit for use in a high-speed receiver comprising:…

Image Processing Apparatus, Signal Transfer Circuit, and Semiconductor Integrated Circuit
US 08824614 B2, Sept. 2, 2014, Motohiro Tokairin / Fuji Xerox Co., Ltd. (Tokyo, JP)
An image processing apparatus comprising:…

Method and Apparatus for Deskewing Data Transmissions
US 08718215 B2, May 6, 2014, Mutema John Pittman et al. / Altera Canada Co. (Ontario, CA)
A method of correcting skew in at least one transmitting lane, in a data…

Method and Apparatus for Deskewing Data Transmissions
US 08498370 B2, July 30, 2013, Mutema John Pittman et al. / Altera Canada Co. (Ontario, CA)
A method for correcting skew in at least one transmitting lane, in a data…

Method and Apparatus for Frame-Based Buffer Control in a Communication System
US 08724763 B2, May 13, 2014, Christof Faller et al. / Agere Systems LLC (Allentown, US)
A method for synchronizing a receiver and a transmitter in a communication…

Method and Device for Detecting a Phase Error of a Signal
US 08588356 B2, Nov. 19, 2013, Jacques Meyer / STMicroelectronics (Grenoble 2) SAS (Grenoble, FR
A method, comprising:…

Method and System for Providing Phase Reference Signal
US 08605850 B2, Dec. 10, 2013, Loren C. Betts et al. / Agilent Technologies, Inc. (Santa Clara, US)
A method of providing a phase reference signal, comprising:…

Methods and Apparatus for Determining a Phase Error in Signals
US 08711996 B2, April 29, 2014, Kun-Yung Chang / Rambus Inc. (Sunnyvale, US)
An integrated circuit, comprising:…

Methods and Apparatus for Digital Linearization of an Analog Phase Interpolator
US 08798222 B2, Aug. 5, 2014, Gregory W. Sheets et al. / Agere Systems LLC (San Jose, US)
A method for linearizing a phase interpolator, comprising:…

Methods and Apparatus for Low Power Audio Visual Interface Interoperability
US 08831161 B2, Sept. 9, 2014, Moon Kim et al. / Apple Inc. (Cupertino, US)
A method comprising:…

Patentorg has 53 documents under Phase Displacement, Slip or Jitter Correction Patents.

Other subcategories for category Pulse or digital communications
Quick navigation
New documents
  • Process for the Production of the Actinobacillus Pleuropneumoniae Toxins APXI or APXIII in a Liquid Culture Medium Under Supply of Air Enriched in Carbon Dioxide
  • Method for Manufacturing Nonvolatile Memory Device
  • Supply Chain Demand Satisfaction
  • Supply-Line Management Device
  • Storage Control Device and Method for Managing Snapshot